Design of Anti-Interference Digital Circuits for UART Communication
Main Article Content
Keywords
UART, serial communication, Verilog HDL, anti-interference, digital circuit, simulation verification
Abstract
This paper designs and implements a UART receiving module with anti-interference capability based on Verilog HDL. During the design process, the working principle of the UART protocol was first analyzed in depth, clarifying the data frame structure and baud rate sampling mechanism. On this basis, a receiving module was constructed, incorporating functions such as start-bit detection, baud-rate division, data-bit acquisition, and stop-bit verification. In addition, multi-point sampling and majority-voting logic were introduced to effectively suppress input interference signals. Simulation results demonstrate that under simulated interference conditions, the receiving module can correctly parse serial data, providing stable and reliable output with significant anti-interference performance. This design ensures communication accuracy while maintaining extensibility, thereby offering a feasible reference for the development of subsequent embedded system communication modules.
References
- Du et al., Z., Liu, Y., Qiu, C., & Zhang, X. (2023). Verilog implementation of configurable uart module [Paper presentation]. Second International Conference on Statistics, Applied Mathematics, and Computing Science (CSAMCS 2022), Nanjing, China.
- Li & Sun, Q., & Sun, Y. (2022). Application of ModelSim simulation platform in digital circuit verification. Modern Electronic Technology, (10), 78-81.
- Liu & Wang, Z., & Wang, L. (2019). Design and implementation of an improved UART receiver module. Microcomputer Information, 35(6), 102-104.
- Mahat, N. F. (2012, 19-21 Sept. 2012). Design of a 9-bit UART module based on Verilog HDL [Paper presentation]. 2012 10th IEEE International Conference on Semiconductor Electronics (ICSE), Kuala Lumpur, Malaysia.
- Murali et al., A., Kakarla, H. K., & Priyadarshini, G. M. A. (2021). Improved design debugging architecture using low power serial communication protocols for signal processing applications. International Journal of Speech Technology, 24, 291-302. (Murali et al., 2021)
- Sumi et al., M. A., Sarkar, R., & Imtiaz, M. H. (2013). Development of a Holter monitor system using Verilog HDL language. Bangladesh Journal of Physics, 14, 57-69. (Sumi et al., 2013)
- Tanenbaum, A. (2012). Structured computer organization (6th ed.). Pearson Education.
- Umapathy et al., K., Balaji, V., Duraisamy, V., & Saravanakumar, S. (2015). Performance of wavelet based medical image fusion on FPGA using high level language C. Jurnal Teknologi (Sciences & Engineering), 76(12), Article 5888. (Umapathy et al., 2015)
- Wakerly, J. (2006). Digital design: Principles and practices (4th ed.). Pearson Prentice Hall.
- Zhang, W. (2021). Fundamentals of digital electronic technology (6th ed.). Higher Education Press.
- Zhou, M. (2020). Principle of UART serial communication and its application in embedded systems. Electronics Technology & Software Engineering, (08), 113-115.
- Zhou, R. (2020). Verilog HDL digital system design tutorial (2nd ed.). Tsinghua University Press.
Article Sidebar
This work is licensed under a Creative Commons Attribution 4.0 International License.