Return to Conference Proceedings Submission Details Design of Pre-reading Asynchronous FIFO Based on Verilog Download Download PDF