Huang, C. Design of Pre-Reading Asynchronous FIFO Based on Verilog. ESA 2026, 16, 74-80. https://doi.org/10.70267/aitia.20267480.