Huang C. Design of Pre-reading Asynchronous FIFO Based on Verilog. ESA. 2026;16:74-80. doi:10.70267/aitia.20267480