Huang, Chenhao. 2026. “Design of Pre-Reading Asynchronous FIFO Based on Verilog”. Exploring Science Academic Conference Series 16 (September): 74-80. https://doi.org/10.70267/aitia.20267480.