Huang, C. (2026) “Design of Pre-reading Asynchronous FIFO Based on Verilog”, Exploring Science Academic Conference Series, 16, pp. 74–80. doi:10.70267/aitia.20267480.