C. Huang, “Design of Pre-reading Asynchronous FIFO Based on Verilog”, ESA, vol. 16, pp. 74–80, Sep. 2026, doi: 10.70267/aitia.20267480.