Huang, Chenhao. “Design of Pre-Reading Asynchronous FIFO Based on Verilog”. Exploring Science Academic Conference Series, vol. 16, Sept. 2026, pp. 74-80, https://doi.org/10.70267/aitia.20267480.