Huang, Chenhao. “Design of Pre-Reading Asynchronous FIFO Based on Verilog”. Exploring Science Academic Conference Series 16 (September 13, 2026): 74–80. Accessed September 14, 2026. https://journals.zeuspress.org/index.php/conference/article/view/1301.