Huang C. Design of Pre-reading Asynchronous FIFO Based on Verilog. ESA [Internet]. 2026 Sep. 13 [cited 2026 Sep. 14];16:74-80. Available from: https://journals.zeuspress.org/index.php/conference/article/view/1301